Abstract-Fuel cells are becoming one of the promising devices in distributed generation (DG) systems due to their modularity, low or zero pollution and dispatchability. As one of the fuel cell technologies, solid oxide electrolysis cell / solid oxide fuel cell (SOEC/SOFC) has gained more and more attention owing to their relatively high efficiency. However, design of the interface system for SOEC/SOFC is challenging because of the current-dependent and low stack voltage, the slow cell dynamics and transient response, and the asymmetrical power characteristic of SOEC/SOFC. In this paper, a self-circulating modulation (SCM) is proposed for the partial parallel dual active bridge (P 2 DAB) converter. The SCM makes the voltage gain of the P 2 DAB converter variable, given the inherent high voltage gain characteristics of the topology itself, the P 2 DAB converter with SCM can thereby address the current-dependent and low stack voltage issues of SOEC/SOFC. Moreover, by using a SOFC-Parallel-SOEC-Series interface architecture, the asymmetrical power characteristics of SOEC/SOFC do not degrade the efficiency of the P 2 DAB converter. Finally, the analysis of the proposed SCM is verified on a 1MHz, 500W, 400V/50V, GaN-based P 2 DAB converter.
INTRODUCTION
Fuel cells are energy conversion devices that convert the chemical energy of fuel directly into electrical energy [1] . It is becoming one of the promising devices in distributed generation (DG) systems. Because fuel cells can be modularly implemented, fuel cell systems can be built in small size and then be placed close to electrical loads, enabling the thermal energy as a byproduct of the reaction to be used for cogeneration applications, making the combined efficiency attractive [2] . Due to its improved efficiency and low or nocarbon fuel sources, fuel cell systems typically generate low pollution. Besides, as a dispatchable DG unit, fuel cell systems are considered to be more reliable and more flexible in operation than non-dispatchable DG units such as wind or photovoltaic systems [3] . Furthermore, fuel cell systems can also be used to buffer the intermittent energy generated by renewable energy resources such as wind and solar to help ensure a high reliability of DG systems [4] .
As one of the fuel cell technologies, solid oxide fuel cell (SOFC) produces electricity directly from oxidizing a fuel. If the same SOFC can also be used for electrolysis process, it is known as reversible SOFC, or combined solid oxide electrolysis cell / solid oxide fuel cell (SOEC/SOFC) [5] . The key feature of SOEC/SOFC systems is the high operating temperature, which is usually around 600-1000 Celsius degree. This high operating temperature simplifies the system configuration of SOFC by permitting internal reforming, facilitates the development of cogeneration systems [6] and increases the electrical-to-chemical conversion efficiency of SOEC [7] .
Bidirectional power electronics converters are the enabling technology facilitating the interface of SOEC/SOFC to the DG systems. Specifications of the converters need to be decided according to the characteristics of SOEC/SOFC. Fig.  1 shows the I-V curve of a SOEC/SOFC stack composed of 14 cells. Design of the bidirectional converters is challenging due to the current-dependent and low stack voltage [8] , the slow cell dynamics and transient response [9] , and the asymmetrical power characteristic of SOEC/SOFC [10] .
A large number of converter topologies and control strategies have been proposed to address the currentdependent and low stack voltage issues of SOEC/SOFC. In [11] , a full bridge dc/dc converter with a transformer composed by multiple windings was proposed for the interface of grid-tied SOFC. The windings on the high voltage side of the transformer can be separately disconnected, therefore, the converter has a variable voltage gain to ensure efficient operation over a wide input voltage, which is the stack voltage of the SOFC. In [12] , instead of having multiple transformer windings in series on the high voltage side as proposed in [11] , several full bridges were connected in parallel on the low voltage side. Through disabling some of the full bridges on the low voltage side, variable voltage gain was achieved to meet efficiency goals in the interfacing of SOFC. In [13] , a two-stage conversion structure was applied for the application of SOEC/SOFC. A CLLC resonant converter was used to achieve high voltage gain, and an interleaved buck converter was employed control the output voltage, which is the voltage of the stacked cells. By implementing close-loop control to the above proposed converters, the slow cell dynamics and transient response issues can be addressed. However, addressing the SOEC/SOFC's asymmetrical power characteristics issue is challenging due to the symmetrical power characteristics of the power converters themselves [10] . In [10] , a new architecture was proposed to deal with the asymmetrical power characteristics of SOEC/SOFC. Instead of connecting converters to stacks in parallel at both of the SOEC and SOFC modes, the converter is put in parallel to the stacks in SOFC mode, and in series to the stacks in SOEC mode. With this novel architecture, the operating power of the converters becomes much more symmetrical.
In [14] , a partial parallel dual active bridge (P 2 DAB) converter was proposed. The P 2 DAB converter has high voltage gain which makes it potentially suitable for the interface of SOEC/SOFC to the grid. In this paper, in order to address the current-dependent stack voltage issues, a selfcirculating modulation (SCM) is proposed for the P 2 DAB converter. And by using the SOFC-parallel-SOEC-series architecture proposed in [10] , the asymmetrical power characteristics of SOEC/SOFC do not degrade the efficiency of the P 2 DAB converter. This paper is organized as follows. After this introduction, the topology and the basic phase shift modulation (PSM) of the P 2 DAB converter is reviewed. In section III, the SCM of the P 2 DAB converter and the SOFC-parallel-SOEC-series architecture are introduced for the interface of SOEC/SOFC to the grid. In section IV, the advantages and the drawbacks of the proposed interface system for SOEC/SOFC are discussed. Finally, in section V, the theoretical analysis of the SCM is verified on a 1MHz, 500W GaN-based P DAB converter is PSM, whose typical waveforms are given in Fig. 3 . Phase shift β is added between the full-bridges on the LVs and the full-bridge on the HVs. Due to the series connection of the transformers on the HVs, the ac components of the currents iL_1~iL_m are forced to be the same.
III. SELF-CIRCULATING MODULATION OF THE P 2 DAB CONVERTER AND THE SOFC-PARALLEL-SOEC-SERIES ARCHITECTURE
A. Self-Circulating Modulation of the P 2 DAB Converter With PSM, every full bridges on the LVs of the P 2 DAB converter are transferring power. All of the transformers contributes to boosting voltage. This full-voltage-gain operation is suitable for interfacing the SOEC/SOFC system operating in SOFC mode at full power, at which the stack voltage is the lowest, as shown in Fig. 1 . However, when the power is decreased in SOFC mode, the stack voltage increases. Since V2 is clamped to be the grid voltage, it is thereby necessary to change the voltage gain of the P 2 DAB converter in order to keep the voltage-matching between the stack voltage and the referred grid voltage. Voltage-matching implies that V1 and the referred V2 are nearly the same. For DAB based converters, the optimal operating point occurs when voltage-matching is realized [15] . Therefore, the SCM is proposed for the P 2 DAB converter to change its voltage gain. Fig. 4 gives the typical waveforms of the P 2 DAB converter with SCM for a half of the fullvoltage-gain. As shown, by disabling half of the m full-bridges on the LVs, the voltage-matching is maintained even when V1 (stack voltage) doubles. This disabling is realized by keeping both low side switches in on-state. Since the currents iL_1~iL_m are forced to be the same, there are circulating currents in the low side switches even though the full bridges they belong to are not transferring power. Therefore, additional conduction losses are generated.
Assume that n of the m full-bridges on the LVs are modulated in self-circulating, the remaining m-n full-bridges are modulated to have the same phase shift to the full-bridge on the HVs. The sum of the voltage across the winding on the HVs of the transformer is the voltage across the switching node of the full bridge on the HVs as expressed in (1). In the enabled branches, the voltages across the inductors are expressed by:
In the disabled branches, the voltage across the winding on the LVs of the transformer is the opposite to vL, which is:
Therefore, (4) can be obtained. 
Substitute (4) into (1), the expression of the voltage across the LVs winding of the m-n enabled transformers can be obtained as in (5) .
The voltage-matching-ratio VMR can be expressed by (6). 
When operating at the lowest stack voltage V1min, n equals to 0. The initial voltage-matching-ratio VMRi can be defined as (7). = [10] From (6) and (7), if n keeps to be 0 when the stack voltage increases, VMR will deviate from VMRi, which means that the converter lose voltage-matching.
By combining (6) and (7), VMR can then be expressed by (8).
From (8), by increasing n, the decrement of the first term of VMR due to the increased stack voltage can be compensated by the increment of the second term. The voltage-matching under variable stack voltages can be guaranteed.
B. SOFC-Parallel-SOEC-Series Architecture for SOEC/SOFC System
The proposed SCM makes the voltage gain of the P 2 DAB converter adjustable to deal with the varying stack voltage of SOEC/SOFC. Since decreasing the voltage gain of the P 2 DAB converter by SCM is achieved by disabling some of the full bridges, the maximum power that can flow through the converter is decreased along with the reducing of the voltage gain. Fig. 5 shows the traditional architecture interfacing SOEC/SOFC to the grid. If this traditional architecture is utilized for interfacing and the SCM is used to ensure voltage matching over the entire operating area, the number of branches that are enabled to handle the maximum power flow, which happens in the SOEC mode, is actually the minimum. While all of the branches are enabled to deliver just half of the maximum power of SOEC/SOFC. Therefore, with the traditional interfacing architecture, it is very challenging in the design of a high efficiency P 2 DAB converter for the entire operating area. Fig. 6 shows the SOFC-Parallel-SOEC-Series architecture proposed in [10] . With this new architecture, the powerhandling problems mentioned in the last paragraph are sloved.
For the SOFC mode, the configuration is the same as the traditional one shown in Fig. 5 , where the stacks are connected to the P 2 DAB converter in parallel. At the highest power, the stack voltage is the lowest. All of the branches are enabled for the highest voltage gain and the strongest power flow capability. As the power decreases, more and more branches are disabled to keep the voltage-matching. And since the enabled branches still operates in high power, the zero voltage switching (ZVS) is guaranteed even though the converter itself is at low power.
For the SOEC mode, the configuration is different to the traditional one. The stacks are connected in series with the P 2 DAB converter, and then this series connection is connected in parallel to the grid. As a result, the I-V curve of the LVs of the P 2 DAB converter will have drooping characteristics as in the SOFC mode. Therefore, voltage-matching and ZVS can also be achieved at low power operating area of SOEC mode. Moreover, when VSOEC is half of the grid voltage, the P 2 DAB converter have symmetrical power rating in both operation modes.
IV. ADVANTAGES AND DRAWBACKS OF THE PROPOSED INTERFACE SYSTEM FOR SOEC/SOFC
Comparison is made between the proposed interface system, which is the SOFC-Parallel-SOEC-Series architecture using the P 2 DAB converter with SCM, and the traditional architecture using the P 2 DAB converter with PSM.
The advantages of the proposed interface system include:
• Voltage-matching of the P 2 DAB converter is ensured for the entire operating area.
• Zero voltage switching of the P 2 DAB converter is guaranteed at low power.
• Switching losses in the disabled branches are zero.
• Symmetrical power rating of the P 2 DAB converter is achieved in both SOEC mode and SOFC mode.
• The power rating of the P 2 DAB converter is reduced.
The drawbacks of the proposed interface system include:
• Additional conduction losses are generated in the disabled branches.
V. EXPERIMENTS
In order to verify the proposed SCM for the P 2 DAB converter, a hardware prototype with two full-bridges on the LV side was built as will be described in this section. The implemented 400V/50V P 2 DAB converter is depicted in Fig.  7 . The system is rated for 500W and exhibits a total volume of 378cm As it can be seen from the picture, the converter is realized by means of six individual PCBs, which include three full-bridge PCBs equipped with GaN switches and their driving circuits, one digital control board based on TMS320F28335, one baseboard equipped with power connectors and detecting circuits, and one PCB winding board. In order to extract losses from the power electronics, a 5cm×5cm×1cm 12V DC fan is mounted. No heat sink was attached to the PCBs, the heat generated in the semiconductors is spread by the PCB and quickly dissipated into the air with the help of the fan. Technical details of this prototype are given in Table I .
The wavefroms of the P 2 DAB converter operating at 530W output power and 400V/50V rated voltage are shown in Fig. 8 . The waveforms are labeled according to the circuit schematic shown in Fig. 2 . As shown in Fig. 8 , the waveforms have the same pattern as those in Fig. 3 , except vac_H and vds of GS66502B, which ramp up/down too slowly. The ZVS of GS66502B is thereby not achieved. This slow switching is mainly due to the poor PCB layout. Fig. 9 , with V1=14V as the input and V2=100V as the output , the prototype has a voltage gain around 7. And the voltagematching is achieved as can be seen from the trapezoidal current waveforms.
The P 2 DAB converter is then operated with SCM in order to change the voltage gain. As shown in Fig. 10 , with V1=28V as the input and V2=100V as the output, the voltage-matching is still kept by decreasing the voltage gain to around 3.5. Compared with the theoretical waveforms in Fig. 4 , clearly visible is that the experimental waveforms in Fig. 10 show the same pattern. Therefore, the analysis of the SCM operation is verified. Compared with the measured current waveforms in full gain operation in Fig. 9(b) , the measured current waveforms in half gain operation in Fig. 10(b) have more oscillations.
VI. CONCLUSIONS
In this paper, a self-circulating modulation (SCM) is proposed for the Partial Parallel Dual Active Bridge (P 2 DAB) converter. With the SCM, the voltage gain of the P 2 DAB converter can be adjusted to guarantee the voltage-matching under wide input/output voltage ranges. By using the P 2 DAB converter with SCM in a novel SOFC-Parallel-SOEC-Series architecture, challenges of designing interface system for SOEC/SOFC due to its current-dependent and low stack voltage and its asymmetrical power characteristic can be addressed. The SCM operation of the P 2 DAB converter is verified on a 1MHz, 500W, 400V/50V, GaN-based P 2 DAB converter.
